G - Physics – 06 – F
Patent
G - Physics
06
F
325/46
G06F 11/10 (2006.01) H04B 1/40 (2006.01) H04B 7/00 (2006.01)
Patent
CA 1251517
Abstract of the Disclosure In accordance with the present invention, there is provided a register-modelled radio system comprising a plurality of register-modelled processors having addressable registers for modelling the virtual state of the processor; a serial bus, interconnecting the register- modelled processors for communicating between the addressable registers; and a communications protocol for passing said information to or from said addressable registers, whereby the virtual state of said radio portion may be determined or altered by, respectively, communicating information from or to said addressable register means. The communications protocol further comprises information packet having an address, an operation code, optional data, and an error detection device, such as a cyclical redundancy check packet. The operation code is chosen from the group of primitive operation codes reset, read, write, bit set, bit clear, acknowledge, and negative acknowledge.
495344
Burke Timothy M.
Schorman Eric R.
Smith Paul F.
Gowling Lafleur Henderson Llp
Motorola Inc.
LandOfFree
Internally register-modelled, serially-bussed radio system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Internally register-modelled, serially-bussed radio system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internally register-modelled, serially-bussed radio system will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1231712