G - Physics – 06 – F
Patent
G - Physics
06
F
354/111
G06F 5/00 (2006.01) H03K 19/018 (2006.01)
Patent
CA 1085515
LOGIC LEVEL TRANSLATOR Abstract of the Disclosure A logic level translator utilizes a TTL logic gate, a current switch, and a clamp circuit to convert CML level binary signals into TTL level binary signals. The translator provides isolation between the TTL ground and the CML ground in order to reduce noise in the CML portion of the circuit. The clamp circuit prevents a switching transistor in the current switch from reaching saturation, therby increasing the speed of operation of the translator. A portion of the current switch provides a quick pulldown of a switching transistor in the TTL circuit to reduce noise in the TTL circuit.
246167
Bird David A.
Fett Darrell L.
Rauser Jerry L.
Honeywell Information Systems Inc.
Smart & Biggar
LandOfFree
Logic level translator or cml-t2l used in all cml technoloy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic level translator or cml-t2l used in all cml technoloy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic level translator or cml-t2l used in all cml technoloy will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-294700