Lookaside cache

Details Lookaside cache Lookaside cache

G - Physics

06

F

G06F 12/02 (2006.01) G06F 12/08 (2006.01)

Patent

CA 2044487

LOOKASIDE CACHE Abstract A "lookaside" cache architecture whereby the cache system is situated on the processor bus in parallel with the memory controller. This design enables the cache system and the memory controller to begin servicing a processor memory read request simultaneously, thereby removing any delay penalty for cache misses that would otherwise occur in a traditional look-through design. The cache and the memory controller both begin a processor memory read cycle simultaneously. If a cache miss occurs, the memory controller completes the cycle. If a cache hit occurs, the cache system aborts the memory controller and completes the memory read cycles in zero wait states. The lookaside cache design allows the cache system to be easily removable from the computer system to provide an optional capability.

Affiliated with

Also associated with

Rating

Lookaside cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lookaside cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lookaside cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2021031