Low delay or low loss switch for atm

Details Low delay or low loss switch for atm Low delay or low loss switch for atm

H - Electricity

04

L

H04L 12/56 (2006.01)

Patent

CA 2084303

A ATM switching arrangement is disclosed in which two types of cells are distinguished. A first type of cells is marked as low loss and a second type of cells is marked as low delay. In the switching arrangement a cell buffer (9) is subdivided into a first memory area (LL) for the low loss cells and a second area (LD) for the low delay cells. In the case of the cell buffer (9) being completely filled, low loss cells get read-in priority over low delay cells. In reading out from the cell buffer low delay cells take priority over low loss cells, unless the low delay area is empty. It is also possible to set a threshold value for the content of the low loss area; when the content of the low loss area exceeds the threshold value, outputting of the low loss cells can then be started.

Affiliated with

Also associated with

Rating

Low delay or low loss switch for atm does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low delay or low loss switch for atm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low delay or low loss switch for atm will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1911596