Low power complementary mosfet digital signal buffer circuit

Details Low power complementary mosfet digital signal buffer circuit Low power complementary mosfet digital signal buffer circuit

H - Electricity

03

K

H03K 19/0185 (2006.01) H03K 19/00 (2006.01)

Patent

CA 2080642

NSC1-22600 PATENT ABSTRACT OF THE DISCLOSURE A low power complementary MOSFET buffer circuit includes an input complementary MOSFET inverter with a plurality of serially coupled diode-connected complementary MOSFETs and an output complementary MOSFET inverter. An input digital signal drives one of the input inverter's MOSFET gates, and passes through the diode-connected MOSFET to be biased, or level-shifted, prior to driving the input inverter's other MOSFET gate. Driving the input inverter's MOSFET gates with both the input digital signal directly and its biased equivalent ensures that, when each of the input inverter's MOSFETs is turned "off" in accordance with the logic level of the input digital signal, it is turned off more fully, thereby minimizing power dissipation. The inverted digital signal outputted from the input inverter drives both of the output inverter's MOSFET gates. The original input digital signal also drives one of the output inverter's MOSFET sources, whereby the low-to-high transition time of the output digital signal is reduced.

Affiliated with

Also associated with

Rating

Low power complementary mosfet digital signal buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power complementary mosfet digital signal buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power complementary mosfet digital signal buffer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1875112