H - Electricity – 03 – K
Patent
H - Electricity
03
K
H03K 19/0948 (2006.01) H03K 19/00 (2006.01) H03K 19/0185 (2006.01)
Patent
CA 2160185
In low-power-dissipation CMOS circuitry, conventional CMOS inverters are powered by a repetitively ramped power supply. Clock signals are needed in the circuitry for controlling data flow therein. To ensure optimal low-power operation of the circuitry, clock signals are derived directly from the ramped power supply waveform itself. Additionally, a technique similar to that employed in the clock-signal-generating arrangement is utilized to propagate digital data signals between chips in a low-power way.
Fischer Wilhelm Carl
Gabara Thaddeus John
At&t Corp.
Kirby Eades Gale Baker
LandOfFree
Low-power-dissipation cmos circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-power-dissipation cmos circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power-dissipation cmos circuits will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1937606