Low power multiplier for cpu and dsp

Details Low power multiplier for cpu and dsp Low power multiplier for cpu and dsp

G - Physics

06

F

G06F 1/32 (2006.01) G06F 7/52 (2006.01) H03K 19/21 (2006.01)

Patent

CA 2258358

The NEG output of the Booth encoding circuit and the multiplicand input are gated so as to minimize switching activity in the multiplier without adding any delay to the critical path thereof. Advantageously, power consumption in the multiplier is significantly reduced, e.g., on the order of 90%, when multiplication is in fact not being performed. Additionally, by changing the structure of the last XOR gate of the partial product generation circuit, the need to gate the multiplicand input can be eliminated. Advantageously, this eliminates the extra circuitry which would otherwise be required to gate the multiplicand input, thus reducing cost. Furthermore, additional power savings may be achieved by efficiently resynchronizing the multiplicand input with the Booth encoded input to the partial product circuit.

Affiliated with

Also associated with

Rating

Low power multiplier for cpu and dsp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power multiplier for cpu and dsp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power multiplier for cpu and dsp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1957163