Low voltage swing output mos circuit for driving an ecl circuit

Details Low voltage swing output mos circuit for driving an ecl circuit Low voltage swing output mos circuit for driving an ecl circuit

H - Electricity

03

K

H03K 19/0175 (2006.01) H03K 19/0185 (2006.01)

Patent

CA 2077602

First, second, third and fourth MOS transistors each have a gate terminal, a first current flowing terminal, and a second current flowing terminal. The first current flowing terminal of the first MOS transistor is coupled to the first current flowing terminal of the second MOS transistor at a first voltage node; the first current flowing terminal of the third MOS transistor is coupled to the second current flowing terminal of the first MOS transistor at a first output node; the first current flowing terminal of the fourth MOS transistor is coupled to the second current flowing terminal of the second MOS transistor at a second output node; and the second current flowing terminal of the fourth MOS transistor is coupled to the second current flowing terminal of the third MOS transistor at a second voltage node. A transistor control unit is coupled to the gate terminals of the first, second, third and fourth MOS transistors for biasing the transistors for alternately flowing current through the first and fourth MOS transistors or through the second and third MOS transistors A first transmission line is coupled to the first output node, and a second transmission line is coupled to the second output node. A terminating resistance is coupled to the first transmission line and to the second transmission line for preventing signal reflections on the first transmission line and the second transmission line. The first transmission line is coupled to a first input terminal of an ECL circuit element, and the second transmission line is coupled to a second input terminal of the ECL circuit element. The signals on the first and second transmission lines are used for driving the gates in the ECL circuit element. A source resistance is coupled between the first voltage node and a voltage source. The source resistance ensures that the voltage at the first and second output nodes do not exceed the saturation values of the driven ECL gates while simultaneously maintaining a strong differential signal across the first and second output nodes.

Affiliated with

Also associated with

Rating

Low voltage swing output mos circuit for driving an ecl circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low voltage swing output mos circuit for driving an ecl circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage swing output mos circuit for driving an ecl circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1933847