H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/12, 356/134
H01L 27/10 (2006.01) H01L 23/528 (2006.01) H01L 27/118 (2006.01)
Patent
CA 1120606
ABSTRACT Disclosed is an improved masterslice design tech- nique including structure, wiring, and method of fabricating, to provide improved Large Scale Inte- grated Devices. In accordance with the improved masterslice tech- nique a plurality of semiconductor chips are pro- vided wherein essentially the entire semiconductor surface area of each chip is utilized to provide cells selectable to be personalized (wired). None of the semiconductor surface area is dedicated for wiring channels. The individual cell area and cell configuration is optimally arrived at to facilitate wiring the maximum number, if not all of the cells contained on each chip, whereby circuit density is materially improved and a wide variety LSI device part numbers may be readily fabricated.
326113
Balyoz John
Chang Chi S.
Fox Barry C.
Ghafghaichi Majid
Jen Teh-Sen
International Business Machines Corporation
Na
LandOfFree
Lsi semiconductor device and fabrication thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lsi semiconductor device and fabrication thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lsi semiconductor device and fabrication thereof will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-630899