H - Electricity – 01 – L
Patent
H - Electricity
01
L
H01L 21/00 (2006.01) H01L 21/339 (2006.01)
Patent
CA 2603678
A technique for forming Charge-Coupled Devices (CCDs) in a conventional Complementary Metal Oxide Semiconductor (CMOS) process. A number of single- layer polysilicon gates are formed on an as-grown, native doped silicon substrate, with gaps between them. Masking is used to selectively dope the gates while preventing doping of the silicon in the gaps. Masking may likewise be used to selectively silicide the gates while preventing suicide formation in the gaps. Conventional source-drain processing produces input/output diffusions for the CCD.
La présente invention concerne un procédé de réalisation de CCD (Charge-Coupled Device) en technologie CMOS (Complementary Metal Oxide Semiconductor). En l'occurrence, on prend un substrat de silicium natif dopé, tel qu'après croissance, et on y réalise des portes de silicium polycristallin mono-couche, séparées les unes des autres par des intervalles. Par masquage, on dope sélectivement les portes tout en évitant d'affecter le silicium des intervalles. On procède également par masquage pour la siliciuration des portes, tout en évitant la formation de siliciure dans les intervalles. Un traitement source-drain conventionnel suffit à la production des diffusions d'entrées/sorties pour le CCD.
Anthony Michael P.
Grant Wesley
Kohler Edward
Kushner Lawrence J.
Sollner Gerhard
Borden Ladner Gervais Llp
Kenet Inc.
LandOfFree
Manufacturing ccds in a conventional cmos process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing ccds in a conventional cmos process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing ccds in a conventional cmos process will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1785784