Memory address space determination using programmable limit...

Details Memory address space determination using programmable limit... Memory address space determination using programmable limit...

G - Physics

06

F

G06F 12/02 (2006.01)

Patent

CA 2044472

MEMORY ADDRESS SPACE DETERMINATION USING PROGRAMMABLE LIMIT REGISTERS WITH SINGLE-ENDED COMPARATORS Abstract An apparatus for determining cacheable address and write-protect memory address regions in a computer system which includes a programmable single-ended limit register and a single comparator to determine each such region. A programmable limit register associated with each respective memory address region defines a boundary limit for each of the respective memory regions. A single address comparator associated with each respective limit register determines whether a memory address developed by the computer system resides between the respective boundaries provided by the value stored in the respective programmable limit register and a predefined address. The use of a single limit register and a single address comparator for each memory address region reduces the gate count and decreases the input buffer loading in the logic circuitry.

Affiliated with

Also associated with

Rating

Memory address space determination using programmable limit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory address space determination using programmable limit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory address space determination using programmable limit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1637054