G - Physics – 06 – F
Patent
G - Physics
06
F
354/230, 352/82.
G06F 12/06 (2006.01) G06F 13/16 (2006.01) G06F 15/16 (2006.01) G06F 15/80 (2006.01)
Patent
CA 1323929
MEMORY CONFIGURATION FOR USE WITH MEANS FOR INTERFACING A SYSTEM CONTROL UNIT FOR A MULTI-PROCESSOR SYSTEM WITH THE SYSTEM MAIN MEMORY ABSTRACT In a multi-processing computer system including a plurality of central processing units (CPUs) and input/output (I/O) units, a system memory including a plurality of DRAM-based memory segments, a system control unit (SCU) for operating the CPUs in a parallel fashion and allowing the CPUs and other system units to controllably access addressable segments of system memory, and an interface for establishing communication between the SCU and the system memory and regulating the transfer of memory commands and associated data therebetween, the system memory is configured in the form of at least one independently accessible memory unit having a first dedicated data path for the transfer of read data from addressed memory segments to the interface for transfer to the SCU, a second dedicated data path for transfer of write data received from the SCU through the interface to addressed memory segments, and a third dedicated path for transfer of addresses from the SCU to identify addressed segments of memory.
607967
Chinnaswamy Kumar
Gagliardo Michael A.
Lynch John
Tessari James E.
Digital Equipment Corporation
Smart & Biggar
LandOfFree
Memory configuration for use with means for interfacing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory configuration for use with means for interfacing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory configuration for use with means for interfacing a... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1323559