Memory controller as for a video signal processor

Details Memory controller as for a video signal processor Memory controller as for a video signal processor

G - Physics

06

F

352/18, 350/33

G06F 13/16 (2006.01) G06F 13/18 (2006.01) G11B 20/10 (2006.01) H04N 5/907 (2006.01) H04N 5/91 (2006.01) H04N 7/24 (2006.01) H04N 7/32 (2006.01)

Patent

CA 1319421

RCA 84,943 Abstract A video signal processing system includes a memory for holding digital data, input and output channel circuitry for reading data from and writing data to the memory and processing circuits for processing data read from the memory to produce data to be written to the memory. Each of the input and output channels produces two types of memory request signals, a normal request signal and an urgent request signal. The normal request signal is produced to gain access to the data in the memory for normal read and write operations. The urgent request signal is produced to access the memory when the processing circuitry is in a paused state waiting either to obtain data from the input channel or to provide data to the output channel. The normal read and write request signals are handled with substantially equal priority by first scheduling circuitry. The urgent request signals are handled by second scheduling circuits according to a fixed priority scheme. The use of the second scheduling circuitry disables the first scheduling circuitry.

582887

Affiliated with

Also associated with

Rating

Memory controller as for a video signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller as for a video signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller as for a video signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1297709