G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 12/08 (2006.01) G06F 13/16 (2006.01)
Patent
CA 2118662
A memory controller which makes maximum use of any processor pipelining and runs a large number of cycles concurrently. The memory controller utilizes different speed memory devices at each memory devices optimal speed. The functions are performed by a plurality of simple, interdependent state machines, each responsible for one small portion of the overall operation. As each state machine reaches has completed its function, it notifies a related state machine that it can now proceed and proceeds to wait for its next start or proceed indication. The next state machine operates in a similar fashion. The state machines responsible for the earlier portions of a cycle have started their tasks on the next cycle before the state machines responsible for the later portions of the cycle have completed their tasks. The memory controller is logically organized as three main blocks, a front end block, a memory block and a host block, each being responsible for interactions with its related bus and components and interacting with the various other blocks for handshaking. The memory system includes a single chip which provides all of the address and control signals to a memory device so that a clock cycle can be saved because of reduced skew of the signals. The signals are provided synchronously from the chip.
Santeler Paul A.
Thome Gary W.
Compaq Computer Corporation
Finlayson & Singlehurst
LandOfFree
Memory controller having all dram address and control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller having all dram address and control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller having all dram address and control... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1432876