Memory module, parity bit emulator and associated method for...

Details Memory module, parity bit emulator and associated method for... Memory module, parity bit emulator and associated method for...

G - Physics

06

F

G06F 11/10 (2006.01)

Patent

CA 2121868

ABSTRACT A memory module, parity bit emulator, and method which emulate storing and retrieving a parity bit from memory. The memory module includes a memory for storing a data word which is retrieved from the memory during the read cycle. The memory module also includes a parity bit emulator which includes a parity bit generator. The parity bit generator is responsive to the retrieved data word and generates in response a corresponding parity bit during the read cycle. The memory module also includes an input/output port for outputting the retrieved data word and the generated parity bit during the read cycle.

Affiliated with

Also associated with

Rating

Memory module, parity bit emulator and associated method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory module, parity bit emulator and associated method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory module, parity bit emulator and associated method for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1512146