Memory with error checking and correcting device with...

Details Memory with error checking and correcting device with... Memory with error checking and correcting device with...

G - Physics

06

F

354/224

G06F 11/08 (2006.01) G06F 11/10 (2006.01)

Patent

CA 1109159

ABSTRACT OF THE DISCLOSURE A data processing apparatus having a main memory with a plurality of addressable locations includes a device for error code generation, error comparison and correction which controls the read-out of information only in cases where error-affected memory locations are addressed, the readout of information from all other locations being unaffected and performed at the maximum operating speed. The memory has timing and control circuits which modify the duration of the memory cycle depending upon the presence or absence of errors. The control of read-out is systematically performed after each reading operation, the in- formation read-out being checked and, if affected by error, corrected before it is used.

318643

Affiliated with

Also associated with

Rating

Memory with error checking and correcting device with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory with error checking and correcting device with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory with error checking and correcting device with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-758169