G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 15/16 (2006.01) G06F 13/36 (2006.01) G06F 15/173 (2006.01) H04L 12/56 (2006.01) H04L 12/64 (2006.01)
Patent
CA 2151369
A bus arbitration scheme is implemented in a system where an arbitrary assembly of nodes on a system bus have been resolved into an acyclic directed graph. The hierarchical arrangement of nodes has one node designated a root while all other nodes have established parent/child relationships with the nodes to which they are linked. Each node may have a plurality of connected child ports with a predetermined acknowledgment priority scheme established. Fair bus access arbitration provides for bus granting in a sequence corresponding to the predetermined port priorities allowing all nodes a turn on the bus. The root node may always assert its priority access status to gain bus access which is useful for accommodating a root node which requires isochronous data transfer. Alternatively, a token passing arbitration scheme may be implemented where the token for bus access is passed around the nodes according to the above-described predetermined port priority scheme. Preemptive bus initialization may be triggered by any node upon detection of a necessitating error or addition or removal of a connection to an existing node.
Apple Computer Inc.
Apple Inc.
Riches Mckenzie & Herbert Llp
LandOfFree
Method and apparatus for bus access arbitration of nodes... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for bus access arbitration of nodes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bus access arbitration of nodes... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-2060219