Method and apparatus for calculating bit log-likelihood...

Details Method and apparatus for calculating bit log-likelihood... Method and apparatus for calculating bit log-likelihood...

H - Electricity

04

L

H04L 27/34 (2006.01) H04L 25/06 (2006.01) H04L 27/38 (2006.01)

Patent

CA 2373543

A method and apparatus to efficiently calculate log-likelihood ratios for each bit within M-ary QAM modulated symbols transmitted in a communication system. The method and apparatus utilize characteristics of square Karnaugh mapping of the QAM symbol constellation in order to reduce the number of distance calculations needed to determine the log-likelihood ratios for each of the bits within a demodulated symbol. The reduction in the number of calculations affords significant reduction in the time needed to determine log-likelihood ratios, especially for higher order M-ary QAM systems.

Affiliated with

Also associated with

Rating

Method and apparatus for calculating bit log-likelihood... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for calculating bit log-likelihood..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calculating bit log-likelihood... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1533308