G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 13/24 (2006.01) G06F 9/46 (2006.01) G06F 13/14 (2006.01) G06F 15/16 (2006.01)
Patent
CA 2178408
A multiprocessor system includes a number of sub- processor systems, each substantially identically constructed, and each comprising a central processing unit (CPU), and at least one I/O device, interconnected by routing apparatus that also interconnects the sub-processor systems. A CPU of any one of the sub-processor systems may communicate, through the routing elements, with any I/O device of the system, or with any CPU of the system. Communications between I/O devices and CPUs is by packetized messages. Interrupts from I/O devices are communicated from the I/O devices to the CPUs (or from one CPU to another CPU) as message packets. CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied.
Baker William Edward
Bunton William Patterson
Coddington John Deane
Fowler Daniel L.
Garcia David J.
Smart & Biggar
Tandem Computers Incorporated
LandOfFree
Method and apparatus for delivering interrupts in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for delivering interrupts in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for delivering interrupts in a... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1996654