Method and apparatus for efficient addressing of dram in a...

H - Electricity – 04 – N

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

H04N 7/50 (2006.01) H04N 7/26 (2006.01)

Patent

CA 2155260

Pixel data is stored and subsequently read from a random access memory of a video decompression processor in a manner that reduces the number of times different rows of the RAM must be addressed in order to retrieve portions of the pixel data therefrom. Pixel data from a video frame is stored in the RAM as a plurality of pages. Each page substantially fills a different row of the RAM and corresponds to a different section of the video frame. A motion vector is decoded to determine the location of a prediction area within the video frame. In the event that the prediction area encompasses more than one of the pages of the video frame, the pixel data is retrieved one page at a time, minimizing the number of row changes required when addressing the RAM to retrieve the data.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for efficient addressing of dram in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for efficient addressing of dram in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for efficient addressing of dram in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1513017

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.