Method and apparatus for error-control coding in a digital...

Details Method and apparatus for error-control coding in a digital... Method and apparatus for error-control coding in a digital...

H - Electricity

04

L

H04L 1/00 (2006.01) H03M 13/35 (2006.01) H03M 13/12 (1995.01)

Patent

CA 2116069

In order to ensure that a predetermined bit(s) of a bit sequence to be transmitted is correctly received by a receiver, the predetermined bit is extracted from the bit sequence. The extracted bit is encoded and then combined with a bit sequence which has not been extracted. The combined bit sequence is convolutionally encoded and then transmitted to the receiver. The bit sequence transmitted undergoes maximum-likelihood decoding using Viterbi algorithm, wherein the information of the predetermined bit encoding is used to decode the predetermined bit. Subsequently, the encoded predetermined bit portion is extracted and subjected to block decoding.

Affiliated with

Also associated with

Rating

Method and apparatus for error-control coding in a digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for error-control coding in a digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for error-control coding in a digital... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1581420