Method and apparatus for fast page mode selection

Details Method and apparatus for fast page mode selection Method and apparatus for fast page mode selection

G - Physics

06

F

G06F 12/06 (2006.01) G06F 12/08 (2006.01) G06F 12/10 (2006.01)

Patent

CA 2056512

ABSTRACT OF THE INVENTION In the memory access unit of the present invention, the memory request logic is centralized in the memory management unit (MMU). The MMU instructs the MCU, which interfaces directly with the DRAMs, on the type of memory access to perform. By centralizing the memory requests, the MMU is able to maintain an account of each memory access, thereby providing the MMU the means to determine if a memory access fulfills the requirements of a fast page mode access before a request is made to the MCU. The MMU comprises the row address comparator which can execute the row address comparison in parallel with the cache lookup. Therefore, if the cache lookup determines a memory access is required, a specific fast page mode memory access request can be made, without the memory controller incurring the additional delay of checking the row address. Thus, by using the memory access unit of the present invention, the system can default to fast page mode access without the additional penalty normally incurred by comparing the row address in a serial manner.

Affiliated with

Also associated with

Rating

Method and apparatus for fast page mode selection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for fast page mode selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for fast page mode selection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2045035