G - Physics – 06 – F
Patent
G - Physics
06
F
354/166
G06F 9/30 (2006.01) G06F 9/38 (2006.01)
Patent
CA 1253621
ABSTRACT OF THE DESCRIPTION An information processing systems having a memory for storing instructions and operands, a central processor unit which includes a mechanism for fetching and decoding instructions and operands and a bus connected between the processor unit and memory. An associated floating point unit is connected from the bus and responsive to decoded floating point instructions for performing floating point operations. The floating point unit and the central processing unit may perform operations independently of the other. There is an improved method and apparatus for executing floating point operations wherein there is a means for determining whether a floating point instruction is a member of a first group of instructions requiring interlock of operation between the central processor unit and the floating point unit or is a member of a second group of instructions not requiring interlock of operation between the central processor unit and the floating point unit. The central processor unit is responsive to the occurrence of an instruction of the first group and to an idle state in the floating point means for dispatching an instruction of the first group to the floating point unit for execution and is responsive to the occurrence of an instruction of the second group and an available state in the floating point unit for dispatching an instruction of the second group. The floating point unit asserts an available signal when the floating point unit is free to accept a next instruction and asserts an idle signal when the floating point unit is free to accept a next instruction and is not presently executing an instruction or will not be executing an instruction in the next cycle. The central processing unit detects when a floating point instruction of the first group requires a data transfer and asserts a data transfer signal and an end of cycle signal indicating that the bus is available. The floating point unit is responsive to the end of cycle signal and the data transfer signal for synchronizing the floating point clock to the central processor clock and executing the data transfer required by the instruction.
523956
Samsung Electronics Co. Ltd.
Smart & Biggar
LandOfFree
Method and apparatus for floating point operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for floating point operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for floating point operations will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1258331