H - Electricity – 03 – M
Patent
H - Electricity
03
M
354/67
H03M 5/00 (2006.01) H04L 1/00 (2006.01)
Patent
CA 2035637
ABSTRACT A node operating in a network using the International Standard Organization (ISO) High-Level Data Link Control (HDLC) network protocol includes a mechanism for encoding information such that frames including the encoded information can be correctly interpreted by nodes operating in either of the standard 16-bit or 32-bit ISO-HDLC operating modes. The encoding mechanism produces a preliminary frame check sequence by encoding the information in an encoder using a generator polynomial G48(x), which is a combination of the generator polynomials G16(x) and G32(x) which are used to produce frame check sequences for nodes operating in 16-bit or 32-bit modes, respectively. Before the information is encoded, the encoding mechanism sets the encoder to an initial condition using an initializing polynomial I48(x). The preliminary frame check sequence is further encoded by adding to it a complementing polynomial C48(x). The result is a 48-bit frame check sequence. The encoding mechanism appends the 48-bit frame check sequence to the information, and transmits the information and the appended 48-bit frame check sequence over the network as part of a frame. Figure 4
Harper John
Lauck Anthony G.
Shand Ian M.c.
Digital Equipment International Limited
Harper John
Lauck Anthony G.
Shand Ian M.c.
Smart & Biggar
LandOfFree
Method and apparatus for generating a 48-bit frame check... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating a 48-bit frame check..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a 48-bit frame check... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1415315