G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 13/36 (2006.01) G06F 12/08 (2006.01)
Patent
CA 2145885
A method and apparatus which reduces the non-snoop window of a cache controller during certain operations to increase host bus efficiency. The cache controller requires a bus grant signal to perform cycles and cannot snoop cycles after the bus grant signal has been provided until the cycle completes. Cache interface logic monitors the cache controller for cycles that require eith- er the expansion bus or the local I/O bus. When such a cycle is detected, the apparatus begins the cycle and does not assert the bus grant signal to the cache controller. The cache controller thus believes that the cycle has not yet begun and is thus able to per- form other operations, such as snooping other host bus cycles. During this time, the cycle executes. When the read data is re- turned or when the write data reaches its destination, the interface logic provides the bus grant cycle to the cache controller at an appropriate time. By delaying the bus grant signal in this manner, the non-snoop window is reduced.
Fry Walter G.
Wolford Jeff W.
Compaq Computer Corporation
Finlayson & Singlehurst
LandOfFree
Method and apparatus for non-snoop window reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for non-snoop window reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for non-snoop window reduction will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1369635