Method and apparatus for testing field programmable gate arrays

Details Method and apparatus for testing field programmable gate arrays Method and apparatus for testing field programmable gate arrays

G - Physics

01

R

G01R 31/26 (2006.01) G01R 31/3185 (2006.01)

Patent

CA 2271251

A method of built-in self testing field programmable gate arrays (FPGAs) including the programmable logic blocks, the programmable routing networks and the programmable input/output cells or boundary ports at the device, board or system level includes testing the programmable logic blocks, reconfiguring a first group of he programmable logic blocks to include a test pattern generator and an output response analyzer, and configuring the programmable routing network into groups of wires under test. This step is followed by generating test patterns propagated along the wires under test and comparing the outputs utilizing the output response analyzer. Based on the result of the comparison a pass/fail test result indication is routed to the associated boundary port. The results from a plurality of output response analyzers can be compared utilizing an iterative comparator in order to reduce the number of boundary ports required during testing.

Affiliated with

Also associated with

Rating

Method and apparatus for testing field programmable gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for testing field programmable gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing field programmable gate arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1732983