G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 11/30 (2006.01) G01R 31/317 (2006.01) G01R 31/3185 (2006.01) G06F 9/44 (2006.01)
Patent
CA 2354248
A method and apparatus for tracing hardware states using dynamically reconfigurable test circuits provides improved debug and troubleshooting capability for functional logic implemented within field programmable logic arrays (FPGAs). Special test logic configurations may be loaded to enhance the debugging of a system using FPGAs. Registers are used to capture snapshots of internal signals for access by a trace program and a test multiplexer is used to provide real-time output to test pins for use with external test equipment. By retrieving the hardware snapshot information with a trace program running on a system in which the FPGA is used, software and hardware debugging are coordinated, providing a sophisticated model of overall system behavior. Special test circuits are implemented within the test logic configurations to enable detection of various events and errors. Counters are used to capture count values when system processor execution reaches a hardware trace point or when events occur. Comparators are used to detect specific data or address values and event detectors are used to detect particular logic value combinations that occur within the functional logic.
Hoicka Leonora
International Business Machines Corporation
LandOfFree
Method and apparatus for tracing hardware states using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for tracing hardware states using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for tracing hardware states using... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1768221