Method and arrangement for generating a correction signal...

Details Method and arrangement for generating a correction signal... Method and arrangement for generating a correction signal...

H - Electricity

04

L

328/87

H04L 7/02 (2006.01) H04L 7/033 (2006.01) H04L 7/00 (2006.01)

Patent

CA 1296072

ABSTRACT A method and arrangement for generating a correction signal for a digital clock recovery circuit. This method cost effectively provides phase sensors that can be realized in integrated technology. In a sample-and-hold circuit, an auxiliary data clock (DHT1) that is valid as a recovered clock of a digital signal (DS1) and whose clock frequency is somewhat higher or lower than the bit rate of this digital signal (DS1) is sampled by the latter. Then a trailing edge of a pulse of this auxiliary data clock (DHT1) is identified by a status change. The sample-and- hold circuit then outputs a correction request signal (K1) that releases a correction signal (K) in a following circuit, this correction signal (K) being synchronous with the auxiliary data clock (DHT1). This method is utilized in digital clock recovery equipment.

583695

Affiliated with

Also associated with

Rating

Method and arrangement for generating a correction signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and arrangement for generating a correction signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement for generating a correction signal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1193064