G - Physics – 01 – R
Patent
G - Physics
01
R
356/188
G01R 31/3185 (2006.01)
Patent
CA 1126413
A B S T R A C T An LSI monolithically integrated semiconductor circuit con- sisting of sequential circuits and combinational circuits contains a considerable number of storage elements designed as latches which for error detection are assembled into a shift register. If a sequential circuit thus built of several minimum replaceable units is error checked according to the invention no major additional process steps in the form of further terminals and connecting pins to a module representing the minimum replaceable unit will be required. As disclosed by the invention, by minor modification of the respective input circuits in the minimum replaceable units, the first two shift register stages of a respective minimum replaceable unit are first brought into their respective complementary states. Then the shift register contents are read out in a conventional manner, with the bit positions represented respectively by the first two shift registers in all minimum replaceable units being examined at the shift output for bit equality. If bit equality is found it can be concluded that the directly preceding minimum replaceable unit shows a stuck fault. After the defective minimum replaceable unit has been exchanged the stuck fault test is repeated so a to be able to isolate any other stuck faults that might precede that minimum replaceable unit.
333041
Hajdu Johann
Knauft Guenter
International Business Machines Corporation
Kerr Alexander
LandOfFree
Method and arrangement of testing sequential circuits... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and arrangement of testing sequential circuits..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement of testing sequential circuits... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-134331