Method and circuit arrangement for reducing the loss of...

Details Method and circuit arrangement for reducing the loss of... Method and circuit arrangement for reducing the loss of...

H - Electricity

04

L

H04L 1/22 (2006.01) H04L 12/56 (2006.01)

Patent

CA 2041190

ABSTRACT OF THE DISCLOSURE For reducing the loss of message packets that are transmitted according to an asynchronous transfer mode during the course of virtual connections and which comprises a packet header identifying the respective virtual connection and that are respectively augmented by a sequential auxiliary identifier and that, after multiplication, or transmitted separately via redundant switching matrices of a packet switching equipment, message packets that follow a respective faulty-transmitted message packet are intermediately stored, and that, following the transmission of an error-free message packet which corresponds to the respective faulty-transmitted message packet via a switching matrix that respectively transmits more slowly, the intermediately-stored message packets are forwarded in rapid succession.

Affiliated with

Also associated with

Rating

Method and circuit arrangement for reducing the loss of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit arrangement for reducing the loss of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit arrangement for reducing the loss of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1449151