Method and circuit for demultiplexing digital signals...

Details Method and circuit for demultiplexing digital signals... Method and circuit for demultiplexing digital signals...

H - Electricity

04

J

H04J 3/00 (2006.01) H04J 3/07 (2006.01) H04J 3/16 (2006.01)

Patent

CA 2063000

The present invention provides a method and circuit for demultiplexing digital signals which generates no errors even when destuffing jitters are heavy. Buffer memory 2 for smoothing performs smoothing of the jitters digitally which are to be periodically generated in lower order signals demultiplexed from higher order signals by demultiplexing circuit 1. An analog IC performs resmoothing of the lower order signals which have been smoothed by the buffer memory, and thereafter performs digital/analog conversion thereof and outputs the lower order signals which have no jitters through a transformer.

Affiliated with

Also associated with

Rating

Method and circuit for demultiplexing digital signals... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for demultiplexing digital signals..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for demultiplexing digital signals... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2054753