G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 17/50 (2006.01) G06F 19/00 (2006.01)
Patent
CA 2346514
Two new ways are presented to implement ordinary programs with logic gates with a new method of timing within circuits, and a new method of circuit verification. Application-specific circuit design can be done by using a standard programming language to describe the function that a circuit is intended to perform, rather than by describing a circuit that is intended to perform that function. The circuits are produced automatically; they behave according to the programs, and have the same structure as the programs. In both methods, for timing local delays are used. A formal semantics is given for both programs and circuits in order to prove the correctness of the associated circuits.
Hehner Eric
Norvell Theodore S.
Deeth Williams Wall Llp
Hehner Eric
Norvell Theodore S.
LandOfFree
Method and device for high level circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for high level circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for high level circuit design will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1915022