H - Electricity – 04 – L
Patent
H - Electricity
04
L
H04L 12/56 (2006.01) H04L 12/64 (2006.01)
Patent
CA 2135507
A packet switch system having a buffer occupancy reduction mechanism for controlling data flow through switched nodes of the system to avoid congestion and reduce required buffer storage at the nodes. For an isochronous connection, buffers are initially allocated at each switching node connection to ensure listless transmission of packets. A buffer occupancy trace for the connection is recorded and the delay time of an isochronous packet at a particular switch port is returned to a preceding switch port. The preceding switch port employs the feedback message to delay subsequent packets through the connection to reduce the queuing time at the particular switch port. Once the isochronous connection has stabilized, buffer reallocation is performed wherein a scheduler at each switch node along the connection attempts to combine buffer allocations for different isochronous connections. This occurs provided the corresponding buffer occupancy traces of the isochronous connections do not overlap. Buffer occupancy reduction is therefore accomplished through the delaying of isochronous packets propagated through the connections of the packet switch system and the reallocating of buffers initially assigned to two or more isochronous connections.
Cieslak Randall A.
Georgiou Christos J.
Li Chung-Sheng
International Business Machines Corporation
Saunders Raymond H.
LandOfFree
Method and system for buffer occupancy reduction in packet... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for buffer occupancy reduction in packet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for buffer occupancy reduction in packet... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1443753