Method and system for increased instruction dispatch...

Details Method and system for increased instruction dispatch... Method and system for increased instruction dispatch...

G - Physics

06

F

G06F 9/30 (2006.01) G06F 9/38 (2006.01)

Patent

CA 2107046

ABSTRACT A method and system for increased instruction dispatch efficiency in a superscalar processor system having an instruction queue for receiving a group of instructions in an application specified sequential order and an instruction dispatch unit for dispatching instructions from an associated instruction buffer to multiple execution units on an opportunistic basis. The dispatch status of instructions within the associated instruction buffer is periodically determined and, in response to a dispatch of the instructions at the beginning of the instruction buffer, the remaining instructions are shifted within the instruction buffer in the application specified sequential order and a partial group of instructions are loaded into the instruction buffer from the instruction queue utilizing a selectively controlled multiplex circuit. In this manner additional instructions may be dispatched to available execution units without requiring a previous group of instructions to be dispatched completely.

Affiliated with

Also associated with

Rating

Method and system for increased instruction dispatch... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for increased instruction dispatch..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for increased instruction dispatch... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1733909