H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/151
H01L 21/38 (2006.01) H01L 21/033 (2006.01) H01L 21/225 (2006.01) H01L 21/762 (2006.01) H01L 21/763 (2006.01) H01L 21/8238 (2006.01) H01L 27/092 (2006.01)
Patent
CA 1232979
- 25 - Abstract A new method for fabricating semiconductor devices, especially CMOS devices, as well as the resulting devices, is disclosed. The method involves incorporating dopants into a semiconductor substrate (e.g. 10) through a region (e.g. 50) of the substrate surface (e.g. 20), and diffusing the implanted dopants into the substrate to form a tub. Prior to the diffusion step, a trench (e.g. 80) is formed in, and extending beneath, the surface which partially or completely encircles the region. The trench serves to prevent the formation, or reduce the size, of a relatively low dopant concentration region, which would otherwise lead to undesirable leakage currents in the completed CMOS device, and prevents latchup. Fig. 12.
495573
Lynch William T.
Parrillo Louis C.
American Telephone And Telegraph Company
Kirby Eades Gale Baker
LandOfFree
Method for fabricating semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1247360