H - Electricity – 05 – K
Patent
H - Electricity
05
K
H05K 1/02 (2006.01) H01L 21/48 (2006.01) H01L 23/538 (2006.01) H05K 3/46 (2006.01) H05K 3/00 (2006.01) H05K 3/28 (2006.01) H05K 3/32 (2006.01) H05K 3/40 (2006.01)
Patent
CA 2083072
A layered structure comprising wiring layers and polyimide layers is formed on a ceramics board and a layered structure comprising wiring layers and polyimide layers is formed on an aluminum board. Both the structures are bonded together through adhesives to bring metal bumps formed on the former structure into electric contact with metal bumps formed on the surface of the latter structure and thereafter the aluminum board is removed.
Structure en couches comprenant des couches de fils et des couches de polyimides formée sur une carte de céramique et structure en couches comprenant des couches de fils et des couches de polyimides formée sur une carte d'aluminium. Les deux structures sont réunies à l'aide d'adhésifs de manière à amener les bosses du métal formées sur la première structure à entrer en contact sur le plan électrique avec les bosses du métal forées à la surface de la deuxième structure et, par la suite, la carte d'aluminium est enlevée.
Hasegawa Shinichi
Yokokawa Sakae
Corporation Nec
Smart & Biggar
LandOfFree
Method for manufacturing polyimide multilayer wiring substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing polyimide multilayer wiring substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing polyimide multilayer wiring substrate will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1388939