G - Physics – 06 – F
Patent
G - Physics
06
F
354/230.5
G06F 15/16 (2006.01) G06F 9/22 (2006.01) G06F 9/30 (2006.01) G06F 9/318 (2006.01) G06F 9/38 (2006.01)
Patent
CA 1182573
METHODS FOR PARTITIONING MAINFRAME INSTRUCTION SETS TO IMPLEMENT MICROPROCESSOR BASED EMULATION THEREOF Abstract of the Disclosure Methods of applying LSI and microprocessors to the design of microprocessor-based LSI implementation of mainframe processors are described. The mainframe instruction set is partitioned into two or more subsets, each of which can be implemented by a microprocessor having special on-chip microcode or by a standard off-the-shelf microprocessor running programs written for that purpose. Alternatively, one or more of the subsets can be implemented by a single microprocessor. In addition, a subset of the partitioned instruction set can be implemented by emulating software, by off chip vertical or horizontal microcode, or by primitives. But, however partitioning is implemented, the end result thereof is to keep the critical flow paths, associated with the most frequently used instruction subset, as short as possible by constraining them to a single chip.
424284
Agnew Palmer W.
Buonomo Joseph P.
Houghtalen Steven R.
Kellerman Anne S.
Losinger Raymond E.
International Business Machines Corporation
Rosen Arnold
LandOfFree
Method for partitioning mainframe instruction sets to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for partitioning mainframe instruction sets to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for partitioning mainframe instruction sets to... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1182468