H - Electricity – 03 – K
Patent
H - Electricity
03
K
344/28
H03K 17/00 (2006.01) H04L 12/56 (2006.01)
Patent
CA 2037878
Abstract Method of and Circuit Arrangement for Managing Like Units, and Switch Element Prior Art: A buffer in, e.g., an ATM switch element re- ceives random data which is then called for by dif- ferent data sinks. After the data has been outputted to the data sinks, the memory locations of the buffer are released, i.e., labeled as free again. Technical Problem: A memory location which is not marked as free as a result of an error (whether erroneously the data is not called for or whether the release procedure is erroneous) remains blocked a Basic Idea: All memory locations whose contents have been in the buffer so long that they definitely (or at least very likely) should have been called for are babeledas free. Solution: Together with data, information on the time of entry is stored. All memory locations are checked at regular intervals for the age of their contents. Upon attainment of a predetermined age, the location is labeled as free. (Fig. 13)
Banniza Thomas
Cesar Bozo
Menk Klaus-Dieter
Pfeiffer Bodo
Wahl Stefan
Alcatel N.v.
Smart & Biggar
LandOfFree
Method of and circuit arrangement for freeing communications... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and circuit arrangement for freeing communications..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit arrangement for freeing communications... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1839933