H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/143
H01L 21/60 (2006.01) H01L 21/50 (2006.01) H01L 23/04 (2006.01) H01L 23/36 (2006.01) H01L 23/48 (2006.01) H01L 23/495 (2006.01)
Patent
CA 1297597
83-465 PATENTS ABSTRACT OF THE DISCLOSURE A package for housing fabricated semiconductor chips is disclosed. The package has ceramic base with a raised outer shelf extending around its periphery. The outer shelf defines a space in the package where the chip is seated. A lead frame with a number of individual conductive leads is disposed over the outer shelf. A section of tape automated bonding tape is used to provide electrical connections between bonding points on the chip and the lead frame leads; the tape automated bonding tape carries a number of conductive leads each of said leads having an inner lead portion attached to a chip bonding point, and an outer lead portion attached to a lead frame lead. A frame is secured over the base outer shelf so the lead frame is embedded therebetween. A lid is secured over the frame to completely enclose the chip within the package. An adhesive that can be cured at a low temperature so as to not delaminate the tape automated bonding tape, is used to secure the frame and lead frame to the base, secure the chip in the space and secure the lid to the frame.
571960
Brown Kenneth M.
Doe Ralph W.
Hansen Stephen P.
Brown Kenneth M.
Digital Equipment Corporation
Doe Ralph W.
Hansen Stephen P.
Smart & Biggar
LandOfFree
Method of assembling tab bonded semiconductor chip package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of assembling tab bonded semiconductor chip package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of assembling tab bonded semiconductor chip package will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1319064