G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 15/167 (2006.01) G06F 12/08 (2006.01)
Patent
CA 2287716
Cache control protocols can be switched during running without changing an architecture for a segment descriptor or page descriptor for indicating an attribute of an area to be accessed. A plurality of processors each including a cache memory constitute a multiprocessor system which shares a main memory via a system bus. Each processor has module detecting means for detecting execution of a module which accesses a shared memory area on the main memory, by comparing the virtual space number and the instruction segment number concerning the accessing module with those numbers concerning the software modules preset which may access the shared memory area. Memory access executed in a module detected by the module detecting means is controlled in a cache control protocol of a store-through scheme which updates a main memory simultaneously with update of a cache memory. Memory access executed in other modules is controlled in a cache control protocol of a store-in scheme which does not update a main memory at update of a cache memory.
Corporation Nec
Smart & Biggar
LandOfFree
Method of controlling cache memory in multiprocessor system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of controlling cache memory in multiprocessor system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling cache memory in multiprocessor system... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1730632