H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/162
H01L 21/36 (2006.01) H01L 21/033 (2006.01) H01L 21/321 (2006.01) H01L 21/339 (2006.01) H01L 21/461 (2006.01)
Patent
CA 1150855
PHN 9595 12 ABSTRACT: A method of manufacturing a semiconductor device in which a surface of a semiconductor body is provided with a first insulating layer having a dielec- tric thickness which is homogeneous throughout the surface, on which a first conductor pattern of poly- crystalline silicon is provided, on which first con- ductor pattern a second insulating layer is formed by oxidation of said pattern in such manner that the dielectric thickness of the first insulating layer remains approximately constant, after which a second conductor pattern is provided on and beside the second insulating layer, characterized in that insulating paths are formed between the formation of the second insulating layer and the provision of the second con- ductor pattern while avoiding an alignment step and while using successive depositing and etching steps, which insulating paths fill substantially only spaces below edges of the second insulating layer, during which deposition step a temporary layer is deposited to a thickness exceeding half the height of the space and during which etching step the temporary layer is removed from the second insulating layer.
361925
Collet Marnix G.
Peek Hermanus L.
Koninklijke Philips Electronics N.v.
Van Steinburg C.e.
LandOfFree
Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-80833