Method to extract circuit information

Details Method to extract circuit information Method to extract circuit information

G - Physics

06

T

G06T 7/60 (2006.01) G06F 17/40 (2006.01) G06K 9/60 (2006.01)

Patent

CA 2216900

A method for analysing an integrated circuit (IC). At least a portion of a layer of the IC is scanned using high magnification to obtain images of the IC. The images are registered to create a mosaicked image. An IC layout database is created in the form of a set of polygons from the mosaicked image, where the step of creating the IC layout database is performed after, or pipelined with, the registering step. The process is repeated for plural IC layers, as necessary. Polygon sets from each layer are vertically registered into alignment with minimal distortion. A netlist or schematic diagram is generated to represent the scanned IC portion based on the registered set(s) of polygons.

Affiliated with

Also associated with

Rating

Method to extract circuit information does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to extract circuit information, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to extract circuit information will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1478674