Microprocessor architecture with integrated interrupts and...

G - Physics – 06 – F

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

354/230.84

G06F 9/04 (2006.01) G06F 13/00 (2006.01)

Patent

CA 1103370

MICROPROCESSOR ARCHITECTURE WITH INTEGRATED INTERRUPTS AND CYCLE STEALS PRIORITIZED CHANNEL Abstract A computing system architecture includes a central processing unit having a channel, arithmetic and logic unit, a plurality of working registers, and control logic; a plurality of local storage registers; a main storage; an executable control store; one or more input/output devices; and a multiplexed cycle steal and interrupt request common poll bus. The storage and input/output devices communicate with and are controlled by the central processing unit over a looped, or unidirectional bus and control channel including a bus in, a bus out, an address and control bus, and a plurality of control lines. Bus out is operated to address the executable control store and main storage, and to provide data to the input/output devices and the local storage registers. Bus in is shared by the input/output devices and all storage devices and registers for transferring data and control information to the central processing unit. Bus in is also used by main storage to receive data from the input/output devices and from the local storage registers. The address and control bus addresses the input/output devices and the local storage registers, thus enabling overlapping of device or local storage data transfers with the accessing of executable control storage and main storage, and with instruction execution. The arithmetic and logic unit is time shared for data and input/output processing, register/register and storage/register transfers, shift operations, byte manipulations, and address modification. Both cycle steal and interrupt requests are received by the central processor on the common poll bus. -1-

358283

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Microprocessor architecture with integrated interrupts and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor architecture with integrated interrupts and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor architecture with integrated interrupts and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1132312

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.