Mnos storage cell

G - Physics – 11 – C

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

352/82.3

G11C 11/34 (2006.01) H01L 29/792 (2006.01)

Patent

CA 1161959

ABSTRACT OF THE DISCLOSURE The invention relates to a MNOS memory cell arrangement in VLSI (very large scale integration) technology comprised of a multi-layer gate insulating layer covering a surface of a semiconductor body in the region between the source and drain zones. In order to avoid breakdowns at the source and drain zone edges before an erasure voltage is attained, the gate elec- trode is split into two electrodes, which can be operated in different ways and which are superimposed one upon another. These gate electrodes are connec- ted via self-aligned, overlapped contacts. This arrangement avoids "short channel erasure", even in the case of VLSI technology. The invention can be applied as required to MNOS EEPROM memory devices.

351670

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Mnos storage cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mnos storage cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mnos storage cell will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-79166

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.