G - Physics – 06 – F
Patent
G - Physics
06
F
354/238
G06F 12/08 (2006.01)
Patent
CA 1322058
ABSTRACT Multi-processor systems are often implemented using a common system bus as the communication mechanism between CPU, memory, and I/O adapters. It is also common to include features on each CPU module, such as cache memory, that enhance the performance of the execution of instructions in the CPU. Many architectures require that the hardware employ a mechanism by which the data in the individual CPU cache memories is kept consistent with data in main memory and with data in other cache memories. One such method involves each CPU monitoring transactions on the system bus, and taking appropriate action when a transaction appears on the bus which would render data in the CPU's cache incoherent. If the CPU uses queues to hold records of incoming transaction information until it can service them, the bus interface must guarantee that the queued items are processed by the cache in the correct order. If this is not done, certain types of shared data protocols fail to operate correctly. The present invention describes a method by which hardware can guarantee the serialization of transactions requiring service by the CPU cache. The serialization method described guarantees that shared memory protocols operate correctly.
603889
Callander Michael A.
Durdan W. Hugh
Uhler G. Michael
Digital Equipment Corporation
Smart & Biggar
LandOfFree
Multi-processor computer systems having shared memory and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor computer systems having shared memory and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor computer systems having shared memory and... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1246843