H - Electricity – 01 – L
Patent
H - Electricity
01
L
H01L 21/44 (2006.01) H01L 21/48 (2006.01) H05K 3/46 (2006.01) H05K 3/00 (2006.01) H05K 3/06 (2006.01) H05K 3/10 (2006.01) H05K 3/16 (2006.01) H05K 3/38 (2006.01)
Patent
CA 2101426
2101426 9214261 PCTABS00014 A method of filling features of a substrate to produce a planar patterned surface on said substrate is disclosed. The method includes the steps of: providing a substrate (2) containing a pattern of features (4) defined by a dielectric material (6), depositing thereon a layer of a conductor (12) whereby first portions of the conductive layer (8) cover the dielectric material, second portions of the conductor layer (10) fill the features, and third sidewall portions (12) of the conductive layer connect the first and second portions; coating the substrate with a resist (16) and patterning the resist with a resist pattern similar to said pattern of features; etching away all portions of the conductor layer, except the second portions filling the features, by etching under conditions such that lateral etching of the sidewall portions of the conductor layer is inhibited; and stripping the resist to result in substrate having a substantially planar patterned surface. Planarized multichip modules and integrated circuits are also disclosed.
Burnett Andrew Frank
Cech Jay Martin
Boeing Company (the)
Smart & Biggar
LandOfFree
Multichip module and integrated circuit substrates having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multichip module and integrated circuit substrates having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multichip module and integrated circuit substrates having... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1601411