Multiple input or-and circuit for fet logic

Details Multiple input or-and circuit for fet logic Multiple input or-and circuit for fet logic

H - Electricity

03

K

328/128

H03K 19/094 (2006.01) H03K 19/0952 (2006.01) H03K 19/0956 (2006.01)

Patent

CA 1244100

ABSTRACT An OR-AND logic circuit includes a plurality of OR gates wherein each OR gate includes a plurality of source coupled FETs and the inputs to each OR gate are the control gates of the FETs. A logic node serves as the output for each OR gate. A unidirectional current conducting means, such as a Schottky diode, is connected to each output logic node of each OR gate. One terminal of each unidirectional current conducting means is connected to a common logic node. Current passing through a load means passes through the common logic node and is divided among the unidirectional current conducting means so that a logical AND function is provided at the common logic node with the logic condition at the output logic nodes of the OR gates serving as the inputs to the AND gate. Multiple levels of such OR-AND circuits can be provided with the AND output of one level serving as the input to an OR gate of the next stage.

512625

Affiliated with

Also associated with

Rating

Multiple input or-and circuit for fet logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple input or-and circuit for fet logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple input or-and circuit for fet logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1289971