Multiple latched accumulator fractional n synthesis

Details Multiple latched accumulator fractional n synthesis Multiple latched accumulator fractional n synthesis

H - Electricity

03

L

H03L 7/197 (2006.01) H03C 3/09 (2006.01)

Patent

CA 2066745

A multiple latched accumulator fractional-N synthesizer for use in digital radio transceivers is disclosed. The divisor of the frequency divider (103) of the synthesizer is varied with time by the summation of accumulator carry output digital sequences which result in frequency increments equal to a fraction of the reference frequency. The accumulators (615, 617) are latched such that upon the occurrence of a clock pulse, data is transferred through each accumulator one clock pulse step at a time, such that the delay through the system is equal to that of only one accumulator. The carry outputs of the accumulators (616,617) arc coupled through delays (645, 647, 649, 631, 633) equal to one less delay than the number of accumulators and added (635) such that all higher order accumulator carry outputs add to a net summation of zero so as to not upset the desired fractional setting of the first accumulator.

Affiliated with

Also associated with

Rating

Multiple latched accumulator fractional n synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple latched accumulator fractional n synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple latched accumulator fractional n synthesis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1348817