Multiplexer system providing improved bit count integrity

Details Multiplexer system providing improved bit count integrity Multiplexer system providing improved bit count integrity

H - Electricity

04

J

363/19

H04J 3/02 (2006.01) H04J 3/07 (2006.01) H04L 7/00 (2006.01) H04L 25/05 (2006.01) H04L 7/04 (2006.01)

Patent

CA 1158371

MULTIPLEXER SYSTEM PROVIDING IMPROVED BIT COUNT INTEGRITY Abstract A multiplexer system providing a transmission frame field containing information derived from the cumulative total of stuff bits used over a plurality of frames. The stuff bits which also have assigned positions in the transmission frame are generally used in asynchronous systems to compensate for the input data rate of a group not being a fixed submultiple of the transmission rate. The demultiplexer system uses the information derived from the cumulative total to improve the bit count integrity performance of data channeled out to a user device. Also, during transmission fade conditions, the demultiplexer uses information derived from the frequency of past stuff operations to maintain group bit count close to its expected value.

349568

Affiliated with

Also associated with

Rating

Multiplexer system providing improved bit count integrity does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexer system providing improved bit count integrity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexer system providing improved bit count integrity will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-321207