Multiplier/adder circuit

Details Multiplier/adder circuit Multiplier/adder circuit

G - Physics

06

G

354/143

G06G 7/14 (2006.01) G06J 1/00 (2006.01) H03H 19/00 (2006.01) H03H 21/00 (2006.01)

Patent

CA 1188424

ABSTRACT OF THE DISCLOSURE In one embodiment of this invention, a uniquely designed switched capacitor multiplier/adder (129) is provided which also functions as a digital-to-analog converter in a single subcircuit. The multiplier/adder, in a single operation, multiplies an analog voltage by a binery coefficient, and sums this product with a second analog voltage. The use of this unique subcircuit significantly reduces the space requirements for the construction of, for example, a speech synthesis circuit utilizing linear predictive coding over prior art circuits. This provides a novel structure and method which minimizes error components in the synthesized speech signal due to voltage errors inherent in the use of analog sample and hold circuits which are used to store the forward and backward prediction errors utilized in the linear predictive coding technique. Using the method of this invention, the inherent error components are alternatively inverted and not inverted upon each clock cycle of the multiplier/adder. Thus imposing a frequency of one-half the clock rate upon the error components. These error components are then removed using a notch filter which removes signals having a fre- quency of one-half the clock rate.

428707

Affiliated with

Also associated with

Rating

Multiplier/adder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplier/adder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier/adder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1227015